

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

DATE MAILED: 02/20/2003

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/510,375	02/22/2000	Brett L. Williams	303.164US3	3060	
21186 7	590 02/20/2003				
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. BOX 2938 MINNEAPOLIS, MN 55402			EXAMINER		
			KIM, HONG CHONG		
			ART UNIT	PAPER NUMBER	
			2186		

Please find below and/or attached an Office communication concerning this application or proceeding.

82

			≱.		<			
		Application No	D	Applicant(s)	- (
Office Action Summary		09/510,375		WILLIAMS, BRETT L.				
		Examiner		Art Unit				
		Hong C Kim		2186				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
THE I - Exter after - If the - If NC - Failu - Any r	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communications period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statutically received by the Office later than three months after the mailing ad patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, ho ly within the statutory n will apply and will expir e, cause the application	wever, may a reply be to ninimum of thirty (30) da te SIX (6) MONTHS from to become ABANDONE	mely filed ys will be considered timely. the mailing date of this communication ED (35 U.S.C. § 133).	n.			
1)🖂	Responsive to communication(s) filed on 16	December 2002						
2a)□	This action is FINAL . 2b)⊠ Th	nis action is non-	final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims								
4)⊠	Claim(s) 26-49 is/are pending in the application	on.						
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	5) Claim(s) is/are allowed.							
6)🖂	6)⊠ Claim(s) <u>26-49</u> is/are rejected.							
l	7) Claim(s) is/are objected to.							
	8) Claim(s) are subject to restriction and/or election requirement.							
	ion Papers	•						
9)	The specification is objected to by the Examine	er.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.								
If approved, corrected drawings are required in reply to this Office action.								
12)	The oath or declaration is objected to by the Ex	xaminer.						
Priority u	ınder 35 U.S.C. §§ 119 and 120							
13)	Acknowledgment is made of a claim for foreig	n priority under :	35 U.S.C. § 119(a	a)-(d) or (f).				
a)[a) ☐ All b) ☐ Some * c) ☐ None of:							
	1. Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.								
	Acknowledgment is made of a claim for domest		•		ion).			
_a) The translation of the foreign language pro- Acknowledgment is made of a claim for domes	ovisional applica	ition has been re	ceived.	J/·			
Attachmen		p unuoi	22 2.3.3. 33 12	J G.10/01 121.				
1) Notice 2) Notice 3) Inform	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) 2	4) [5) [6) [y (PTO-413) Paper No(s) Patent Application (PTO-152)				
U.S. Patent and To PTO-326 (Re		ction Summary	idl	Part of Paper No.	22			

Serial Number: 09/510,375 -2-Art Unit: 2186 Paper No.22

Detailed Action

1. Claims 26-49 are presented for examination. This office action is in response to the amendment filed on 12/16/02.

2. Receipt is acknowledged of information disclosure statement filed on 12/16/02, which the statement has been placed of record in the file. Information disclosed and listed on PTO 1449 was considered.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- 4. Claims 26, 29, 32, 35-39, and 40 are rejected under 35 U.S.C. 102(e) as being anticipated by Langendorf et al. (Langendorf) US Patent No. 6,505,282.

Serial Number: 09/510,375 -3-

Art Unit: 2186 Paper No.22

As to claims 26, 29, 32 and, 35-39, Langendorf discloses the invention as claimed.

Langendorf discloses a system (Fig. 1) comprises a bus (Fig. 1 Ref. 101), a memory (Fig. 2 Ref. 103), coupled to the bus, comprised of a memory device which is interchangeably of a mode selected from the group consisting of burst EDO and fast page mode (abstract and Figs. 2, 3, 4 and 5), the memory having a first set and second set of access signal timing requirements (Figs. 3, 4 and 5), a memory controller (col. 3 lines 60-63) capable of providing the first set access control signal timing requirement and the second set access control signal timing requirement (Fig. 2) and a processor (Fig. 2 Ref. 102) responsive to at least information from the memory program the memory controller to provide a set of access control signals to the memory in accordance with the memory device mode, wherein the information from the memory includes data read from the memory device (Fig. 5).

As to claim 36, Langendorf discloses the invention as claimed above. Langendorf further discloses the memory type of the second bank is interchangeable (abstract and col. 3 lines 30-33).

5. Alternatively, Claims 26, 29, 32, 35-39, and 40 are rejected under 35 U.S.C. 102(a) as being anticipated by "Intel" Electronic News, (EN) December 5, 1994 in view of 82430FX

PCIset DATASHEET 82437FX System CONTROLLER (TSC) AND 82438FX DATA PATH

UNIT (TDP), Intel Corp., pp 1-67, 11/96 (INTEL).

As to claims 26, 29, 32 and, 35-39, EN discloses the invention as claimed. EN discloses

Serial Number: 09/510,375 -4-

Art Unit: 2186 Paper No.22

Triton PCI Chip set. It is inherent that a computer system comprising a processor, a bus, a memory system including the first and second memory devices are page mode memory and the Burst EDO memory respectively, a memory controller capable of providing the first set access control signal timing requirement and the second set access control signal timing requirement. These inherent features are disclosed by Intel (Fig. 1 and pp 1, 24, 31, and 41-45).

See MPEP 2124 and 2131.01 for multiple reference 35 U.S.C. 102 rejections.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 27-28, 30-31, 33, 34, and 41-49 are rejected under 35 U.S.C. 103(a) as being anticipated by Langendorf et al. (Langendorf) US Patent No. 6,505,282 in view of Christeson US Patent No. 5,822,581.

As to claims 27-28, 30-31, 33, 34, and 41-49, Langendorf discloses the invention substantially as claimed in the above claim. Langendorf further discloses during the initialization a signal to cause the processor to detect the memory device mode and to program the memory controller (col. 5 lines 20+). Although Langendorf discloses that configuration information is loaded into each of the registers during the initialization of the computer system and any

Serial Number: 09/510,375 -5-

Art Unit: 2186 Paper No.22

subsequent addition of a DRAM device to the computer system after initialization (col. 5 lines 25-30) and during a normal system boot operation of computer system 100, the system BIOS (not shown) configures boot registers to configure the various memory banks in the system. The system BIOS then presents this information to the configuration registers 300 to be stored so that the memory controller knows the contents of each bank of memory in the system (i.e., whether a bank contains EDO or standard DRAM) (col. 5 line 45-52), however, Langendorf does not specifically discloses a power supply and a power up detection circuit coupled to the processor and to the power supply.

Christeson disclose a power up detection circuit coupled to the processor and to the power supply, the power up detection circuit responsive to a signal from the power supply to cause the processor to start initialization (col. 4 lines 29-48) for the purpose of determining a computer configuration thereby guaranteeing reliable operation of the system. Also it would have been readily appreciated by one of ordinary skill in the art that a system includes a power supply to provide a power to the system.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to include the power supply and a power up detection circuit coupled to the processor and to the power supply, the power up detection circuit responsive to a signal from the power supply to cause the processor to detect the memory device mode and to program the memory controller of Christeson into the invention of Langendorf for the advantages stated above.

Art Unit: 2186

Paper No.22

-6-

8. Alternatively, Claims 27-28, 30-31, 33, 34, and 41-49 are rejected under 35

U.S.C. 103(a) as being anticipated by "Intel" Electronic News, (EN) December 5, 1994 in view of 82430FX PCIset DATASHEET 82437FX System CONTROLLER (TSC) AND 82438FX

DATA PATH UNIT (TDP), Intel Corp., pp 1-67, 11/96 (INTEL) and further in view of Christeson US Patent No. 5,822,581.

As to claims 27-28, 30-31, 33, 34, and 41-49, *EN and Intel* disclose the invention substantially as claimed in the above claim. Although Intel discloses that DRAM types are determined by BIOS (which implies that DRAM types are determined during an initialization (i.e a power up) sequence and system includes a power up detection circuit to start a BIOS sequence), however, neither En nor Intel specifically discloses a power supply; and a power up detection circuit coupled to the processor and to the power supply, the power up detection circuit responsive to a signal from the power supply to cause the processor to detect the memory device mode and to program the memory controller; wherein the processor is responsive to at least information from the memory to program the memory controller to provide the first set of access control signals to the memory at a first time and the second set of access control signals to the memory at a second time.

Christeson disclose a power up detection circuit coupled to the processor and to the power supply, the power up detection circuit responsive to a signal from the power supply to cause the processor to detect the memory device mode and to program the memory controller

Serial Number: 09/510,375 -7Art Unit: 2186 Paper No.22

(col. 4 lines 29-48) for the purpose of determining a computer configuration thereby guaranteeing reliable operation of the system. Also it would have been readily appreciated by one of ordinary skill in the art that a system includes a power supply to provide a power to the system.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to include the power supply and a power up detection circuit coupled to the processor and to the power supply, the power up detection circuit responsive to a signal from the power supply to cause the processor to detect the memory device mode and to program the memory controller of Christeson into the combined invention of EN and Intel for the advantages stated above.

9. Claims 26, 29, 32, and 35-39 are rejected under 35 U.S.C. 103(a) as being anticipated by Farrer et al. (Farrer) US Patent No. 5,307,320 in view of Micron, "Reduce DRAM cycle times with extended data-out", Micron technical Note pp 5-33 thru 5-40, 4/94 and further in view of Wyland US Patent No. 5,261,064.

As to claims 26, 29, 32, and 35-39, *Farrer* discloses a system, comprising:

a bus (Fig. 1 Ref. 105) for transferring information;

a memory (Fig. 1 Ref. 103), coupled to the bus, comprised of a memory device which is

interchangeably of a mode selected from the group consisting of a first mode (Fig. 3 Ref. 301)

and a second mode (Fig. 3 Ref. 302), the memory having a first set of access control signal

timing requirements for the first mode and a second set of access control signal timing

Art Unit: 2186

Paper No.22

-8-

requirements for the second mode;

a programmable memory controller (col. 5 lines 16 and 54-66), coupled to the bus and to the memory, capable of providing the first set of access control signal timing requirements and the second set of access control signal timing requirements to the memory; and a processor (Fig. 1 Ref. 101), coupled to the bus and the memory controller, responsive to at least information from the memory to program the memory controller to provide a set of access control signals to the memory in accordance with the memory device mode, wherein the information from the memory includes data read from the memory device.

However Farrer does not specifically disclose a memory, coupled to the bus, comprised of a memory device which is interchangeably of a mode selected from the group consisting of extended data out mode and fast page mode, the memory having a first set of access control signal timing requirements for the extended data out mode and a second set of access control signal timing requirements for the fast page mode.

Micron discloses a memory, coupled to the bus, comprised of a memory device which is interchangeably of a mode selected from the group consisting of extended data out mode and fast page mode, the memory having a first set of access control signal timing requirements for the extended data out mode and a second set of access control signal timing requirements for the fast page mode (page 5-33 bottom of right column and page 5-39 bottom of right column) thereby the user may base the design of the computer system on the type of memory that offers the target price/performance ration of the system. *Micron* further discloses that the memory device is

Serial Number: 09/510,375 -9Art Unit: 2186 Paper No.22

interchangeable (page 5-33 bottom of right column and page 5-39 bottom of right column). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to include the memory, coupled to the bus, comprised of a memory device which is interchangeably of a mode selected from the group consisting of extended data out mode and fast page mode, the memory having a first set of access control signal timing requirements for the extended data out mode and a second set of access control signal timing requirements for the fast page mode of Micron in the invention of Farrer for the advantages

Furthermore neither Farrer nor Micron discloses a burst mode.

However it is well known in the memory art a memory can be operate in a burst mode. For example Wyland discloses burst mode of operation (abstract lines 2-3) in order to increase access time (col. 1 lines 15-16).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use burst access memory of Wyland in the combined invention of Farrer and Wyland for the purpose of increasing access time thereby increasing overall system performance.

10. Claims 27-28, 30-31, 33, 34 and 41-49 are rejected under 35 U.S.C. 103(a) as being anticipated by Farrer et al. (Farrer) US Patent No. 5,307,320 Micron Reduce DRAM cycle times with extended data-out, Micron technical Note pp 5-33 thru 5-40, 4/94 and Wyland US Patent

stated above.

Serial Number: 09/510,375 -10-Art Unit: 2186 Paper No.22

No. 5,261,064 and further in view of Christeson US Patent No. 5,822,581.

As to claims 27-28, 30-31, 33, 34, and 41-49, Farrer, Micron, and Wyland disclose the invention substantially as claimed in the above claim. However, neither Farrer, Micron, nor Wyland specifically discloses a power supply; and a power up detection circuit coupled to the processor and to the power supply, the power up detection circuit responsive to a signal from the power supply to cause the processor to detect the memory device mode and to program the memory controller; wherein the processor is responsive to at least information from the memory to program the memory controller to provide the first set of access control signals to the memory at a first time and the second set of access control signals to the memory at a second time.

Christeson disclose a power up detection circuit coupled to the processor and to the power supply, the power up detection circuit responsive to a signal from the power supply to cause the processor to detect the memory device mode and to program the memory controller (col. 4 lines 29-48) for the purpose of determining a computer configuration thereby guaranteeing reliable operation of the system. Also it would have been readily appreciated by one of ordinary skill in the art that a system includes a power supply to provide a power to the system.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to include the power supply and a power up detection circuit coupled to the processor and to the power supply, the power up detection circuit responsive to a signal from the power supply to cause the processor to detect the memory device mode and to program the memory controller of Christeson into the combined invention of Farrer, Micron, and Wyland for

Art Unit: 2186

Paper No.22

-11-

the advantages stated above.

Conclusion

- 11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See attached PTO-892.
- 12. a shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) days from the mail date of this letter. Failure to respond within the period for response will result in **ABANDONMENT** of the application (see 35 USC 133, MPEP 710.02, 710.02(b)).
- 13. Applicants are requested to number each line of each <u>claim</u> starting with line number one to provide easier communication in the future.
- 14. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. § 1.111(c).
- 15. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist

Art Unit: 2186

Paper No.22

-12-

examiner to locate the appropriate paragraphs.

16. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Hong Kim whose telephone number is (703) 305-3835. The Examiner can normally be reached on the weekdays from 8:30 AM to 5:00 PM.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Matt Kim, can be reached on (703) 305-3821.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-3900.

17. Any response to this action should be mailed to:

Commissioner of Patents and Trademarks Washington, D.C. 20231

or faxed to TC-2100:

After-final

(703) 746-7238

Official

(703) 746-7239 (for formal communications intended for

entry)

Non-Official/Draft (703) 746-7240 (for informal or draft communications, please label "PROPOSED" or "DRAFT")

> Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

Primary Patent Examiner

February 12, 2003

12 kg